AN EFFICIENT VLSI ARCHITECTURE OF A RECONFIGURABLE PULSE-SHAPING FIR INTERPOLATION FILTER FOR MULTI STANDARD DUC

Domain: VLSI Projects.

A two-step optimization technique for designing a reconfigurable VLSI architecture of an interpolation filter for multistandard digital up converter (DUC) to reduce the power and area consumption. The proposed technique initially reduces the number of multiplications per input sample and additions per input sample by 83% in comparison with individual implementation of each standard’s filter while designing a root-raised-cosine finite-impulse response filter for multistandard DUC for three different standards. In the next step, a 2-bit binary common subexpression (BCS)-based BCS elimination algorithm has been proposed to design an efficient constant multiplier, which is the basic element of any filter. This technique has succeeded in reducing the area and power usage by 41% and 38%, respectively, along with 36% improvement in operating frequency over a 3-bit BCS-based technique reported earlier, and can be considered more appropriate for designing the multistandard DUC.

For More Details mail us: info@basicofy.com

Leave a Reply

Your email address will not be published. Required fields are marked *